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ABSTRACT 
In this work, an uncalibrated TCAD methodology for simulation of electrostatic discharge (ESD) 
devices is presented. The methodology addresses TCAD setup issues including device 
construction, boundary conditions, and choosing a physical model and parameters. A major 
trade-off between computation complexity and accuracy, 2D vs. 3D simulations, is examined in 
detail. TCAD simulation results for the GGNMOS in 32 nm CMOS technology is compared with 
published measurement results for methodology validation. The established TCAD methodology 
is then applied to ESD protection silicon controlled rectifier (SCR) devices to identify physical 
causes for high overshoot of a certain SCR layout, and to verify proposed improvements. The 
performance of the SCR with the improved layout structure is characterized in silicon to prove 
its consistency with TCAD prediction. 
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CHAPTER 1. INTRODUCTION 
1.1. Background and Motivation 
Electrostatic discharge (ESD) phenomena have been identified as one of the primary factors for 
yield degradation and field return of semiconductor integrated circuit (IC) products. 
Consequently, on-chip ESD protection circuitry has always been an essential component in 
modern ICs. Since transistors become more susceptible to ESD damage with each technology 
node advance, ESD design has been an active research area in both academia and industry for the 
past few decades. The recent introduction of silicon-on-insulator (SOI) and FinFET technologies 
brought even more challenges to ESD design.  
One major challenge in ESD design is the incompatibility between ESD devices and general-
purpose device models. The accuracy of circuit simulation is based on accurate modeling of 
semiconductor devices, e.g. diodes, MOSFETs, bipolar junction transistors (BJTs). However, an 
ESD device often works in very high current regime in which an established device model is 
unable to describe. Therefore, ESD designers have to seek different design approaches. One 
method is to develop specific device models for ESD devices. However, most semiconductor 
foundries do not provide ESD device models to fabless IC designers. In practice, IC designers 
who opt for custom ESD design usually need to run multiple iterations of testing in silicon, 
which is very costly. 
Given the rising cost of test wafers, TCAD becomes an increasingly attractive option for 
evaluating the inherent ESD reliability for new technologies and optimizing ESD device design. 
TCAD simulation takes the structure and boundary condition of a physical device as the input, 
solves the Poisson’s and continuity equations inside the device and gives terminal 
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voltage/current relationship as output. In order to perform quantitatively accurate TCAD 
simulations, an exact description of the device structure, e.g. dimensions and doping profiles, as 
well as an accurate modeling of the physical properties of the materials, e.g. mobility, 
generation-recombination rate, impact ionization rate, are essential. The process and physical 
parameters can only be obtained through calibration against measurement data from physical 
devices. Since IC designers usually do not have access to process information, a quantitatively 
accurate TCAD simulation is impractical. However, even without accurate device structure and 
physical models, TCAD is capable of performing a qualitative evaluation of ESD devices and 
those results may be useful for IC designers to improve their ESD design, and reduce the number 
of test wafers required in the design process. Since no parameter calibration is involved in this 
type of TCAD, it is referred to as uncalibrated TCAD. 
In this work, a methodology of using uncalibrated TCAD simulation to evaluate ESD devices is 
developed and the capabilities and limitations of the methodology are evaluated. An example of 
utilizing TCAD to improve ESD device design is demonstrated. 
1.2. Literature Review 
The pioneering work on pre-silicon ESD TCAD was published in 2000 [1]. In [1] the authors 
concluded that 2D simulation can generate reasonably accurate predictions for the performance 
of an ESD protection NMOS. However, in [1] TCAD was evaluated based on 0.18 µm 
technology, in which the local E-field intensity and current density in a device are not so high 
that the uncalibrated physical models will give massively inaccurate results. Whether or not this 
conclusion still holds for 32 nm technology and beyond must be reevaluated. Since [1] there has 
been no complete work on ESD TCAD methodology, although some new ideas have been 
introduced. In [2] an innovative method of using 2D TCAD to determine the failure current of 
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ESD devices is proposed. In [3] a novel algorithm to simulate devices with snapback behavior is 
introduced. Those studies give insights on potential improvements that could be made to ESD 
TCAD methodology, although their practicalities are very limited. This work consists of a 
complete TCAD methodology suitable for the simulation of 32 nm and beyond technologies. 
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CHAPTER 2. UNCALIBRATED TCAD METHODOLOGY FOR 
ESD PROTECTION NMOSFETS  
The TCAD methodology was developed under the context of simulation of ESD protection 
grounded-gate NMOSFETs (GGNMOS) in 32 nm CMOS technology. MOSFETs are chosen 
since it is expected that the simulation methodology developed based on them can be directly 
adapted to other ESD protection devices: diodes, BJTs and SCRs. The 32 nm CMOS is the target 
technology since it is the most advanced technology node for which a significant amount of data 
is available in the open literature.  
2.1. Simulation Setup 
The Sentaurus TCAD software is used in this work. The 2D simulations are run on a desktop 
computer with a 2.67 GHz Intel i5-750 processor and 16 GB of memory. The 3D simulations are 
run on a cluster in which each node has two 2.66 GHz Intel Xeon X5650 processors and 24 GB 
of memory. In all cases, the numerical solver runs parallel on 4 CPU cores.  
The device is simulated in a transmission line pulse (TLP) simulation setup, since TLP is the 
most common ESD device characterization method. The finite element mesh of the device is 
inserted into a circuit model of the TLP tester, and transient simulation is run for the combined 
system. Also, heating is considered for the device since failures of ESD devices are usually 
caused by overheating. 
2.1.1. Device 
As uncalibrated simulation, all knowledge about the simulation structure needs to come from the 
open literature. The doping profile of the NMOS transistor is tuned so that the simulated VT and 
IDSAT are representative of those for 32 nm devices [4], [5], [6] (see Table 2.1). A sample device 
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cross-section is shown in Figure 2.1. Since details of the high-K/metal gate stack are not 
provided in publications (nor in a PDK), a metal-SiO2 gate stack used in simulation. The work 
function of the gate metal and thickness of the gate oxide (Tox) are adjusted so that simulated VT 
and effective oxide thickness (EOT) matches the published data. In particular, the simulated 
EOT is obtained through C-V simulation: EOT =
ϵSiO2 
CG(VG=VDD)
. Notice that Tox is not directly set 
equal to EOT, one major reason being that in strong inversion, quantum confinement effect 
pushes the peak concentration of the inversion charge from the silicon-to-dielectric boundary, so 
EOT becomes larger than Tox. Consequently, to determine Tox from C-V simulation, corrections 
accounting for the quantum effect must be applied. 
Simulation and measurement results are compared in Table 2.1. The simulated IDSAT is a bit 
smaller than found in measurements, but this is expected since strained silicon effects were not 
included. DIBL and Ioff are also smaller in simulation; this is the result of using a SiO2 gate 
dielectric [7] and will not affect ESD simulations. The overall agreement between measurement 
and simulation is very good, given the lack of process information. 
 
Figure 2.1. Cross-section of device, Lgate = 45 nm. 
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Table 2.1. Comparison of simulated NMOS metrics with those for devices from three different foundries. In the 
simulations, the quantum correction is enabled and Lgate = 30 nm. 
 [4] [5] [6] Simulation 
VDD (V) 1.0 1.0 0.9 1.0 
EOT (nm) 0.9 1.0 1.2 1.16 
VT,lin (V) 0.34 0.23 0.52 0.33 
VT,sat (V) 0.14 0.09 0.3 0.25 
IDSAT (μA/μm) 1550 1340 1250 900 
Ioff (nA/μm) 100 100 100 24 
 
2.1.2. Tester 
The TLP tester model consists of a step voltage source with output resistance RS in series with a 
rise-time filter [8]. Increasing RS leads to better resolution of the TLP I-V curve near the holding 
point, due to a reduced slope of the tester load line. Also, if the ratio between RS and the device 
under test (DUT) on-resistance (Ron) is too small, the negative slope in simulated current 
waveform (due to device self-heating) will become arbitrarily large, as is shown in Figure 2.2. 
Simulation results presented in this work are for single-finger devices with a maximum width of 
20 µm; these relatively small devices have an input resistance that is much larger than a typical 
protection device. Thus, to achieve a reasonable match to measurement data, the tester output 
resistance is set to 500 Ω in the simulations. 
2.1.3. Thermal Boundary Conditions 
To simulate a MOSFET under normal operating conditions, the device structure may consist of 
just the active region, gate and contacts. If self-heating is important, resistive thermal boundary 
conditions can be applied at the silicon and electrode boundaries. However, this approach should 
not be used for ESD simulations. Since the device does not reach a thermal steady-state 
condition during the event, both the thermal capacitance and thermal resistance of the materials 
must be simulated. To accurately simulate the temperature rise, a sufficiently large “thermal 
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buffer” is placed around the active device as shown in Figure 2.3. The mesh in the buffer regions 
can be very sparse to minimize the impact on the simulation time. To determine the proper size 
of the buffers, a device is simulated with perfect heat sinking (T = 300 K) and insulating 
(𝑑𝑇 𝑑?⃗? ⁄ = 0) boundary conditions. If the two results are nearly identical, then the buffer is 
sufficiently large. Based on the results shown in Figure 2.3, it is concluded that a buffer 
thickness (Wbuf) of 5 μm is sufficient for 100 ns TLP simulations. 
 
Figure 2.2. Simulated current for different source impedances. 2D TCAD. DUT: GGNMOS, W = 10 μm. 
 
 
Figure 2.3. The figure inset shows a device with a thermal buffer. ∆Tmax = Tmax("insulating boundary") − Tmax("heat 
sink"), where max is the maximum temperature in the device during the TLP pulse. ΔTmax decreases as the thermal 
buffer size, Wbuf, increases. 
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Despite the high thermal conductivity of metal, an ESD event is too brief for heat generated in 
the device to propagate to peripheral heat sinks, e.g. pads and bonding wires. However, the 
lower-level interconnects work as cooling fins which diffuse heat into the inter-layer dielectrics. 
The effect of the lower-level routing was simulated using the structures shown in Figure 2.4(a), 
and the results are plotted in Figure 2.4(b). For ESD TCAD simulations, it is advised to include 
at least the M1 layer in the device structure. Also, a sufficiently thick passivation oxide must be 
placed on top of the device to ensure heat diffusion in this layer is captured correctly. 
Lfin Lfin
Lfin Lfin
Cooling fin on M1 and M2
Cooling fin on M1 only
     
                                                  (a)                                                                                  (b) 
Figure 2.4. (a) Device cross-section including M1 and M2 interconnects. (b) Effect of interconnect on simulated 
Tmax. 
 
2.1.4. Physical Models 
For ESD simulation of MOS devices, the following models should be activated: bandgap 
narrowing; doping dependent Lombardi mobility model with velocity saturation; SRH 
recombination; impact ionization; band-to-band tunneling (B2B); and Auger recombination. 
Although the quantum correction model was enabled when simulating the NMOSFET under 
normal operating conditions, it causes convergence problems in ESD simulations of the 
GGNMOS. As a solution it is turned off, and the cost in accuracy should be negligible since no 
inversion layer is formed in a GGNMOS during ESD operation. The strained silicon model is 
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disabled since it is futile to attempt a highly accurate modeling of the channel mobility in a pre-
silicon simulation. The gate tunneling model is also disabled since high-K dielectric makes the 
gate current small, and no information of a realistic high-K gate stack could be obtained.  
The default model parameters in the TCAD software do not yield qualitatively correct ESD 
simulation results, thus modifications are necessary. For pre-silicon TCAD, the best model 
parameters will be those calibrated for a recent technology generation. These may be obtained 
using the procedures described below. Alternatively, one may use the parameters given in Table 
2.2.  
In [1], it was reported that activating the B2B model will lead to convergence problems in ESD 
simulations and this was indeed found to be the case with some of the provided models. 
Neglecting B2B is not an option today as it determines the value of Vt1 in modern GGNMOS [9]. 
Fortunately, the “simple” B2B model [10] embedded in the TCAD software gives the desired 
numerical stability. The model equation for the B2B generation rate is: 
GB2B = 𝐴𝐵2𝐵𝐸∥
2 exp(−
𝐵𝐵2𝐵
𝐸∥
) (2.1) 
Using the default parameters, the simulated Vt1 is too small. B2B parameters for ESD NMOS 
simulations were obtained by measuring the B2B current in some available 65 nm GGNMOS 
test structures and then adjusting the parameters until TCAD replicated the results. Using the 
extracted parameters, the simulated Vt1 for the 32 nm GGNMOS is close to the value reported in 
[11].  
The van Overstraeten impact ionization model [12], in Equation (2.2), is used to simulate 
avalanche generation:  
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αII = γAIIexp (−
γBII
E∥
), where γ =
tanh(
ℎ𝜔𝑜𝑝
𝑘𝑇
)
tanh(
ℎ𝜔𝑜𝑝
𝑘𝑇0
)
 (2.2) 
and T0 = 300 K. The default parameter set was extracted for electric fields up to 0.6 MV/cm, 
whereas simulation shows that the maximum electrical field in a 32 nm GGNMOS exceeds 1 
MV/cm. Furthermore, the parameter for temperature dependent impact ionization, hωop, needs to 
be modified to generate realistic results under ESD conditions [1]. The model parameters were 
adjusted such that the simulated Vhold is close to the value in [11].  
Thermal generation/recombination via mid-band traps in silicon is governed by the SRH rate 
formula: 
Rnet =
𝑛𝑝−𝑛𝑖,𝑒𝑓𝑓
2
𝜏𝑝(𝑛+𝑛𝑖,𝑒𝑓𝑓)+𝜏𝑛(𝑝+𝑛𝑖,𝑒𝑓𝑓)
; 𝜏𝑛,𝑝 =
𝜏𝑛,𝑝
𝑚𝑎𝑥
1+
𝑁𝐴+𝑁𝐷
𝑁𝑟𝑒𝑓
 (2.3) 
In 3D simulation using the default parameters, the thermal generation rate is too small to support 
the formation of a current filament. In previous works on calibrated ESD TCAD, the lifetime 
parameters used were more than an order of magnitude smaller than the defaults [3], [13]. This is 
attributed to a higher density of defects in the heavily implanted drain region than in bulk silicon, 
exacerbated by the reduced thermal budget for annealing [13].  
The modified parameter set is listed in Table 2.2. Table 2.3 benchmarks the simulation results 
against published data. The simulated It2 in Table 2.3 is from 2D simulation.  
2.2. Comparison between 2D and 3D TCAD  
Strictly speaking, 2D TCAD simulation should be limited to devices in which current density 
and temperature are uniform across the device width. Since 3D TCAD requires more 
computational resources, it is very important to determine the applicability of 2D TCAD. Even in 
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cases where clear 3D effects exist, it may be possible to establish a correlation between 2D and 
3D simulation results. Table 2.4 compares the runtime for 2D and 3D TCAD simulation.  
Table 2.2. Parameters for ESD NMOS simulations. 
Parameter Default value Modified value Unit 
AB2B 3.50x10
21
 3.47x10
21 
cm
-1
s
-1
V
-2 
BB2B 2.25x10
7
 3.28x10
7 
Vcm
-1
 
AII,n 7.03x10
5
 5.5x10
6
 cm
-1 
BII,n 1.231x10
6
 6.0x10
6
 Vcm
-1 
AII,p 6.71x10
5
 4.4x10
6
 cm
-1 
BII,p 1.693x10
6
 7.2x10
6
 Vcm
-1 
hωop 0.063 0.126 eV 
τn
max 1x10
-5
 1x10
-7
 s 
τp
max 3x10
-6
 1x10
-7
 s 
 
Table 2.3. Comparison between measurement data and 2D simulation results (2D It2 will be conservative). 
 [11] [11] [14] Simulation 
CMOS node 32 nm 32 nm 28 nm (32 nm) 
Lgate (nm) 40 60 42 45 
Vt1 (V) 3.3 4.0 3.3 3.5 
Vhold (V) 3.3 3.8 3.1 3.5 
It2 (mA/μm) 8-9 8-9 - 7.0 
 
Table 2.4. Time consumption for 2D and 3D simulations run on the same machine. 
 2D  3D (W = 1 µm) 3D (W = 10 µm) 
Mesh count 2500 14000 51000 
Time * 5-7 min 20-25 min 150-200 min 
* time for simulating one 100 ns TLP pulse 
 
It is well known that GGNMOS often suffers thermal failure resulting from current filamentation, 
a 3D effect [15]. A comparison is made between the It2 values obtained from 2D and 3D TCAD, 
as a function of the drain silicide-blocking length (Ldblk). Obtaining It2 from 3D simulation is 
straightforward: Tmax > Tmelt,Si is used as the failure criterion; this condition is met very soon (e.g., 
1ns) after filamentation. In 2D simulation, change of dV/dt from positive to negative in the 
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quasi-steady-state condition is used as the failure criterion, as is suggested in [13]. It is observed 
that at current levels high enough for 2D failure to be identified, 2D and 3D simulation results 
significantly differ. The question to be investigated is whether this current level is close to It2.   
Figure 2.5 shows the simulated It2 obtained from 2D and 3D simulations. It2 is the highest IDUT 
for which the device does not reach the failure criterion. The 2D It2 is less than the 3D It2 in all 
cases, but both values have the same qualitative dependence on Ldblk. The 2D It2 is expected to be 
smaller because only 3D simulation captures heat diffusion in the transverse direction, i.e., along 
the device width. This effect is more pronounced for devices with small W, as clearly seen in the 
3D TCAD results (Figure 2.5). To investigate whether this is the only reason for the discrepancy 
between 2D and 3D simulation results, we eliminate transverse heat diffusion from the 3D 
structure by replacing the thermal buffers in the transverse direction with thermally insulating 
walls. Figure 2.6 shows the results of this exercise. The 3D It2 is almost identical to the 2D value 
for small Ldblk, but the discrepancy grows with Ldblk. This can only be explained by the current 
ballasting effect, i.e. a localized increase in the current density increases the local temperature 
thereby providing negative feedback, which is inherently a 3D effect.  
 
Figure 2.5. Simulated It2 vs. Ldblk for 2D and 3D GGNMOS. 
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In Figure 2.5 and Figure 2.6, for Ldblk < 1µm, It2 appears to be negatively correlated with Ldblk. 
Although surprising, these results do not appear to contradict any measurement data. It2 is often 
observed to roll-off for small Ldblk  (e.g. in [11]), but that well-known result is for multi-finger 
devices and results from non-uniform triggering among the fingers. A reduced It2 for small Ldblk 
was reported in one study of single finger devices [1], but the test device was very wide (W > 50 
µm), and current flow across such a wide finger is intrinsically non-uniform [16]. Moderately 
high It2 are observed in measurements of fully salicided devices with smaller widths [17]. 
Accepting the results of Figure 2.5 as physically correct, further scrutiny of the simulation results 
is performed to illuminate the underlying physics. 
 
Figure 2.6. Simulated It2, the 3D structures have thermally insulating side-walls. 
 
Initially, It2 is a decreasing function of Ldblk because the distance from the hot spot to the heat 
sink is increasing; see Figure 2.7. The drain silicide-blocked region cannot act as a heat sink 
since there is significant Joule heating in this region. For a device with longer Ldblk, the distance 
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from the hot spot to the drain side bulk silicon is longer, thus the heat flux in the drain direction 
is smaller.  
Ldblk=0.2µm
Ldblk=2.0µm
 
Figure 2.7. Illustration of temperature profile (blue = cold, red = hot) in the device and heat flow from the hot spot. 
 
For Ldblk > 1 µm, It2 is positively correlated to Ldblk. This trend is consistent with published data 
[17], [18]. Although this trend is often attributed to a ballasting effect and such ballasting was 
surmised from the 2D vs. 3D comparison, it is worth noticing that the same It2 vs. Ldblk trend is 
predicted by 2D simulation. The 2D simulation shows that as Ldblk is made longer, a reduced 
fraction of the current will flow through the high-field region in the drain-extension near the 
surface, as demonstrated in Figure 2.8. The reduced current density near the surface reduces the 
device self-heating, resulting in higher It2. The 3D simulations show a similar dependence of the 
current distribution on Ldblk.   
Having established that 2D TCAD can provide reasonable, conservative estimates of the ESD 
robustness of planar ESD devices, it is worth considering exactly when 3D TCAD is needed. 
Besides the obvious case of non-planar devices (e.g., FinFETs), it will be demonstrated that 3D 
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TCAD can be used for mitigating layout-dependent non-uniform current flow in SCRs, in the 
Chapter 3. Here, 3D TCAD is used to investigate the effect of body pickup layout on MOSFET 
Vt1. Figure 2.9 demonstrates that a ring-type body pickup causes the GGNMOS Vt1 to shift 
relative to the case of a stripe body pickup. The 2D TCAD and 3D TCAD are seen to be equally 
well suited for simulating the stripe case. 
 
Figure 2.8. Surface current vs. total current for varying Ldblk. Surface current is the integral of current density from 0 
to 10 nm under the surface at the edge of the drain side gate spacer. 
 
 
Figure 2.9. TLP I-V zoomed in to show turn-on behavior, which varies with the body-pickup layout. 
0.5
1
1.5
2
2.5
3
3.5
0 1 2 3 4 5 6
I d
,s
u
rf
a
c
e
 (
m
A
/μ
m
) 
Id,total (mA/μm) 
L_dblk=0.5μm 
L_dblk=1.0μm 
L_dblk=1.5μm 
L_dblk=2.0μm 
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
2 2.5 3 3.5 4 4.5
I D
U
T
 (
m
A
/μ
m
) 
VDUT (V) 
2D
3D ring
3D stripe
16 
 
2.3. Conclusion 
A guide for uncalibrated ESD TCAD has been presented in this chapter. The importance of 
including a Si thermal buffer, the M1 interconnect and the passivation oxide was established. A 
parameter set for ESD simulations of NMOS devices is provided. Guidelines for constructing the 
gate stack in the absence of material information are provided. The 2D simulation is 
demonstrated to provide a conservative estimate of the real It2. Layout optimization via TCAD 
will generally require 3D simulation.   
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CHAPTER 3. TCAD ASSISTED LAYOUT IMPROVEMENT OF 
GGNMOS TRIGGERED SILICON CONTROLLED RECTIFIER 
(GGSCR) DEVICE 
The TCAD methodology described Chapter 2 is applied to evaluate the performance of another 
commonly used ESD device: silicon controlled rectifier (SCR). Using 3D TCAD simulation, it is 
demonstrated that the traditional layout of the GGSCR device leads to non-uniform conduction 
and high voltage overshoot. An improved layout is proposed and evaluated in TCAD, then 
validated in 65 nm CMOS technology. Additionally, an in-depth study of the proposed device is 
carried out with measurement [19]. 
3.1. Introduction  
ESD protection devices based on the SCR are suitable for signal pin protection due to the high 
level of current shunting they provide per unit capacitance. In this regard, the SCR is surpassed 
only by the dual-diode circuit [20], which is not suitable for use at certain types of signal pins, 
e.g. those which are required to be high voltage tolerant. A trigger circuit is used to turn on the 
SCR at a sufficiently low voltage such that it can protect the transistors in a low voltage CMOS 
circuit. The diode-triggered SCR (DTSCR) is attractive due to the ease of adjusting its trigger 
voltage, Vt1, by design. However, the DTSCR may be unsuitable for low power products due to 
its high leakage current [21]. As an alternative, the grounded-gate NMOS triggered SCR 
(GGSCR) was proposed [22]; it has much lower leakage current than the DTSCR [23]. A circuit 
representation of the original GGSCR [22] is shown in Figure 3.1(a); note that the SCR is 
triggered on by current injection from the GGNMOS into the SCR p-well. 
An SCR cannot turn on and reach its final on-state voltage instantly; this becomes noticeable on 
a sub-ns timescale, i.e., the timescale of a CDM-ESD transient. As a result, the voltage across the 
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SCR terminals will temporarily overshoot its trigger voltage, potentially compromising the 
reliability of the transistors it is protecting, especially the gate dielectric reliability [24]. 
Therefore, a critical design challenge for SCR-based ESD protection devices is to limit the 
transient voltage overshoot. The original layout for the GGSCR [22] is illustrated in Figure 
3.2(a); observe that the trigger current is injected into the SCR p-well by a “point-trigger tap.” In 
[25], it was conjectured that the point-trigger tap layout exacerbates non-uniform current 
conduction in the SCR. In this work, it is demonstrated that the point-trigger tap layout also 
increases the voltage overshoot, and a modified GGSCR layout is proposed for transient voltage 
overshoot reduction. The new layout is validated in 65 nm CMOS technology. The efficacy of 
the layout modification is evaluated as a function of critical layout spacings, e.g., the well-tap 
spacing. 
In principle, the GGNMOS trigger device could be connected to the SCR n-well rather than to its 
p-well; this is illustrated in Figure 3.1(b). The n-well triggered configuration would present a 
smaller capacitance at a signal pin. Despite this benefit, the p-well triggered device is often 
favored due to the ease of increasing the holding voltage Vhold by inserting one or more diodes in 
series with the SCR anode, at the position labeled in Figure 3.1(a), without compromising the 
low trigger voltage. This work investigates which configuration is more favorable from the 
viewpoint of voltage overshoot. 
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                                           (a)                                                                           (b) 
Figure 3.1. Circuit schematics of (a) p-well triggered GGSCR [22] and (b) n-well triggered GGSCR. Holding 
voltage of the p-well triggered GGSCR can be tuned by adding series diodes at the position labeled with a red circle. 
 
                                                    
(a)                                                                               (b) 
 (c) 
Figure 3.2. SCR layout for (a) point-triggered GGSCR and (b) center-stripe-triggered GGSCR, and (c) side-
stripe-triggered GGSCR. 
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3.2. Current Uniformity and GGSCR Layout 
It was reported in [25] that the pulsed I-V characteristic of a point-triggered GGSCR varies with 
the pulse-width and rise-time. It was hypothesized that the initial current flow between the SCR 
anode and cathode occurs across only a small fraction of the device width, near the center where 
the trigger current is injected [25]. In this scenario, the device on-resistance would decrease as 
the current gradually spreads across the entire device width and I-V curves obtained using a 
longer pulse-width would differ from those obtained using very short pulse-widths [26]. The 
validity of these conjectures may be evaluated using TCAD simulation. 
In the interest of computational efficiency, mixed-mode TCAD simulation was utilized, in which 
the SCR is represented in a finite element structure and the trigger GGNMOS is modeled as a 
voltage controlled switch which has the I-V characteristic shown in Figure 3.3. Since the SCR 
doping profiles were generated without the benefit of accurate process simulation, the TCAD 
simulation results should only be used for qualitative analysis. As shown in Figure 3.4(a), 3D 
TCAD simulation confirms that the point-triggered GGSCR will undergo non-uniform turn-on 
followed by current spreading.   
 
Figure 3.3. I-V characteristic of the “GGNMOS” used in TCAD simulations, with Vt1 = 8 V, Vhold = 5 V. The device 
will switch from its off state to its on state if V > Vt1, and from the on state to the off state if V < Vhold. 
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                                                  (a)                                                                                        (b) 
Figure 3.4. 3D TCAD transient simulation of current distribution in (a) a point-triggered GGSCR, the dip at the 
center is due to the discontinuity in the cathode (see Figure 3.2(a)); (b) a stripe-triggered GGSCR. IDUT = 17.5 
mA/µm. 
 
If the non-uniform conduction is the result of using a point-trigger, it follows that a modified 
layout that promotes uniform conduction may reduce the device on-resistance obtained in 
response to a short duration current pulse. Thus it is proposed that the trigger tap be changed to a 
stripe that extends across the full width of the device. Two such layout options are investigated: 
the “center-stripe” in which the trigger diffusion lies between the anode and cathode diffusions, 
and the “side-stripe” in which the trigger diffusion lies between the p-well tap and the cathode; 
these are illustrated in Figure 3.2(b) and (c), respectively. 
The 3D TCAD is used to predict whether the modified layouts of Figure 3.2(b) and (c) will 
impact the uniformity of SCR current conduction; the results shown in Figure 3.4(b) indicate that 
non-uniform conduction will be greatly suppressed in a stripe-triggered GGSCR. Furthermore, 
the TCAD simulation results shown in Figure 3.5 indicate that a stripe-triggered GGSCR should 
also have significantly smaller transient voltage overshoot than the point-triggered GGSCR. The 
simulation results further suggest that the center-stripe layout will result in lower overshoot than 
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the side-stripe layout, if the anode to cathode spacing (SAC) is held constant. However, the 
minimum achievable SAC is smaller for the side-stripe structure, potentially making it preferable. 
 
Figure 3.5. Peak voltage (overshoot) for point and stripe-triggered GGSCRs, obtained from 3D TCAD. trise = 300 ps. 
All SCRs have W = 40 µm, SAC = 0.6 µm, SPW = 1.5 µm, and SNW = 0.3 µm. 
 
 
Figure 3.6. Pulsed I-V curves of point-triggered GGSCR fabricated in 65 nm CMOS, curves obtained for different 
pulse-widths. trise = 100 ps. 
 
3.3. Test Structures 
Point-triggered and stripe-triggered GGSCR test structures were fabricated in a 65 nm CMOS 
process. The trigger GGNMOSs are thick oxide I/O devices with eight fingers and a total width 
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of Wtotal = 160 µm; the GGNMOSs have a trigger voltage (Vt1) of 7.8 V when measured with 
pulses of 300 ps rise time. All SCRs are single finger devices with WSCR = 40 µm. The pulsed I-
V characteristics of the various test structures are obtained using the very fast TLP (vfTLP) 
method [27]. 
3.4. Measurement Results 
3.4.1. Stripe vs. Point Trigger Layout 
The pulsed I-V characteristic of a point-triggered GGSCR is plotted in Figure 3.6 for a variety of 
different pulse widths. Consistent with measurement results reported in [25], the low current 
portion of the I-V curve moves to the left as the pulse width increases. This behavior is attributed 
to non-uniform turn-on followed by gradual current spreading across the device width. Figure 
3.7 shows the voltage waveforms measured across the terminals of point and stripe-triggered 
GGSCRs in response to current pulses with an amplitude of 2 A and a rise time of 300 ps. The 
stripe-triggered GGSCRs approach the steady-state on-voltage more quickly than the point-
triggered GGSCR, which suggests that the stripe-triggered devices achieve uniform conduction 
faster than the point-triggered device. In Figure 3.8, the GGSCR pulsed I-V curves are compared 
with those obtained by plotting the quasi-steady-state current versus the peak voltage (i.e., the 
overshoot). The measurement results show that the stripe-triggered devices have less overshoot, 
consistent with the TCAD results shown in Figure 3.5. Table 3.1 summarizes the performance 
metrics for point-triggered and stripe-triggered GGSCRs. In Table 3.1, the holding voltage 
(Vhold) was defined as the extrapolated x-intercept of the pulsed I-V curve, with the linear fitting 
performed over the range of 0.5 A < IDUT < 1 A. The on-resistance (Ron) is calculated using linear 
regression over the same IDUT range. The failure current (It2) is measured with a current pulse 
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width (tpw) of 25 ns. By introducing the stripe-trigger, the overshoot is reduced by about 4 V, 
without any significant impact on the other performance metrics.  
Table 3.1. Comparison between point- and stripe-triggered GGSCR. 
 Point trigger Center stripe Side stripe 
Vpeak (V); tr=300ps, I=2A  14.1 9.9 10.4 
Vt1 (V); tr=300ps  7.9  7.9 7.9 
Vhold (V)  2.15 1.99 1.92 
RON (Ω-µm)  19.5 22.9 22.4 
It2 (mA/µm); tpw=25ns  60.3 63.3 63.0 
 
 
Figure 3.7. Measured voltage waveforms for point- and stripe-triggered GGSCRs; I = 2 A, trise = 300 ps. For all 
devices, SAC = 0.65 µm, SPW = 1.5 µm, SNW = 1.5 µm. 
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Figure 3.8. Pulsed I-V obtained  using 5 ns pulses is plotted along with I vs. Vpeak. Very short trise = 100 ps 
exacerbates overshoot. All layout spacings are the same as for Figure 3.7. 
 
3.4.2. Effect of Layout Spacings 
The key layout spacings for the SCR are the p-well tap spacing (SPW), n-well tap spacing (SNW), 
and anode to cathode spacing (SAC), all of which are defined in Figure 3.2. The effect of these 
variables on the performance of a stripe-triggered GGSCR was quantified by measurements.  
The peak voltage (Vpeak) is plotted in Figure 3.9 as a function of SPW; Vpeak is observed to be a 
decreasing function of SPW. Furthermore, the center-stripe-triggered GGSCR has a smaller 
overshoot than the side-stripe-triggered GGSCR, but the difference vanishes for large SPW. 
Finally, the voltage overshoot of a side-stripe-triggered GGSCR is a stronger function of SPW 
than for a center-stripe-triggered GGSCR. 
In Figure 3.10, Vpeak is plotted as a function of SNW. SNW apparently has no impact on the voltage 
overshoot.  
0
0.5
1
1.5
2
2.5
3
3.5
0 5 10 15 20 25 30 35
I D
U
T
 (
A
) 
VDUT (V) 
point triggered
Vpeak
side stripe
Vpeak
center stripe
Vpeak
point triggered
V(5ns)
side stripe
V(5ns)
center stripe
V(5ns)
26 
 
Vpeak is plotted as a function of quasi-steady-state current in Figure 3.11, for stripe-triggered 
GGSCRs with varying SAC. The overshoot is observed to be an increasing function of SAC. In 
this 65 nm process, the minimum achievable SAC for the center-stripe-triggered GGSCR is 0.65 
µm, and it is 0.32 µm for the side-stripe-triggered GGSCR. The data in Figure 3.11 shows that 
the side-stripe-triggered GGSCR with minimum SAC has the smallest overshoot in this process.  
The holding voltage (Vhold) values for the various test structures are listed in Table 3.2. Vhold is 
observed to be a decreasing function of both SNW and SPW, and an increasing function of SAC. 
These results are consistent with those obtained in studies of the DTSCR [28], [29], and are 
unsurprising since the triggering mechanism should not affect the operation of the SCR once it is 
fully turned on. It is also observed that the value of Vhold is fairly insensitive to the trigger stripe 
placement. 
Table 3.2. Extrapolated holding voltage for GGSCRs with varying layout parameters. 
SPW (µm) SNW (µm) SAC (µm) Vhold (center stripe) Vhold (side stripe) 
1.5 1.5 0.65 1.99 V 1.92 V 
0.6 1.5 0.65 2.58 V 2.52 V 
1.5 0.6 0.65 2.43 V 2.33 V 
1.5 1.5 0.32 N/A 1.61 V 
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Figure 3.9. Measured Vpeak of point and stripe-triggered GGSCRs with varying p-well tap spacing, IDUT = 2 A. For 
all devices SAC = 0.65 µm, SNW = 1.5 µm. 
 
 
Figure 3.10. Measured Vpeak of stripe-triggered GGSCRs with varying n-well tap spacing, IDUT = 2 A. For all devices 
SAC = 0.65 µm, SPW = 1.5 µm. 
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Figure 3.11. I vs. Vpeak for stripe-triggered GGSCRs with varying anode to cathode spacing, trise = 300 ps. For all 
devices SPW = SNW = 1.5 µm. 
 
3.5. Discussion 
In this section, physical explanations are provided for the measurement results of Section 3.4. 
The voltage across a GGSCR usually reaches its peak value at the end of the rising edge of the 
current pulse. A simple circuit representation of the pulse tester and the DUT (device under test) 
at the time of the peak voltage can be constructed as shown in Figure 3.12. This model will be 
used to explain why the GGSCR overshoot voltage varies with the layout spacings. In Figure 
3.12, VTLP and RTLP represent the pulse source and the associated source impedance, usually 50 
Ω. Vhold and RGGNMOS represent the holding voltage and on-resistance, respectively, of the trigger 
GGNMOS operating in snapback mode. RPW and RNW are the series resistances associated with 
the p-well tap and n-well tap, respectively. VBE,NPN, RB and Ilink together represent the NPN 
formed between the n+ cathode, p-well and n-well. VBE,NPN is the voltage drop across the 
junction between the p-well and the cathode; RB is the resistance in series with this PN junction, 
and is also the NPN base resistance. Ilink = β∙IBN is the NPN link current which flows from the n-
0
0.5
1
1.5
2
2.5
8 9 10 11
I D
U
T
 (
A
) 
VPEAK (V) 
side stripe
S_AC=0.65µm
center stripe
S_AC=0.65µm
side stripe
S_AC=0.32µm
29 
 
well into the p-well. This model does not include the PNP formed by the p+ anode, n-well and p-
well because for pulses with a short rise-time—i.e., less than 1 ns—the SCR will not yet be 
triggered on at the end of the rising edge, thus the PNP will be off. Taking into account that the 
current through RPW is negligible after the cathode PN junction turns on, the peak voltage across 
the DUT can be expressed as 
Vpeak = Vhold + VBE,NPN +
ITLP
β + 1
(RGGNMOS + RB) (3.1) 
  
Figure 3.12. An equivalent circuit diagram of the GGSCR at the time of Vpeak. VBE,NPN ≅ VBE,on. The SCR has not 
yet been latched on into the low-impedance state. 
 
For the point-triggered GGSCR, the current IBN will be concentrated near the trigger tap at the 
center of the device width, and only a limited portion of the cathode junction will be conducting. 
Therefore, the effective RB will be much larger than for a stripe-triggered GGSCR, in which the 
entire cathode junction will be conducting current. From Equation (3.1), it follows that the point-
triggered GGSCR should have a higher overshoot voltage than the stripe-triggered GGSCR. 
30 
 
Increasing SAC will cause the NPN gain, denoted by the variable β, to decrease. Therefore, 
according to Equation (3.1), Vpeak should be an increasing function of SAC, consistent with the 
measurement results. 
To understand why Vpeak is a function of SPW, it is very important to note that RB is time varying 
due to conductivity modulation. With no current flowing through the cathode junction, RB stays 
at its equilibrium value, RB,max. As soon as IBN becomes non-zero, electrons start to be injected 
into the p-well and, to maintain charge neutrality, the hole concentration also increases. The 
increased concentration of majority carriers reduces RB; this, in turn, reduces the net impedance 
seen by the pulse source, which increases ITLP and, proportionately, the current through the 
cathode junction, thereby further reducing RB. Thus, if the portion of the trigger current that 
flows across the cathode junction is large, conductivity modulation will occur rapidly and the 
voltage overshoot will be limited. In other words, the larger the value of IBN prior to triggering, 
i.e. during the pulse rising edge, the smaller will be the overshoot. Using the resistive model 
shown in Figure 3.13, it can be demonstrated that the value of IBN prior to triggering is 
modulated by the p-well tap spacing. Figure 3.13 encompasses both the center-stripe and side-
stripe cases. In the figure, the pulse source is represented by its 50 Ω output resistance and its 
amplitude VTLP; the trigger GGNMOS, operating in snapback, is represented as an ideal voltage 
source Vhold and a series resistance RGGNMOS. Initially, the voltage across the cathode junction is 
zero. Thus, an expression for the initial IBN can be derived based on the parameters labeled in 
Figure 3.13: 
IBN
side stripe
=
VTLP − Vhold
R1 + RT
′ + RC +
RT
′ R1 + RT
′ RC
RPW
 
(3.2) 
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IBN
center stripe
=
VTLP − Vhold
R1 + RT
′ + RC +
RCR1 + RT
′ RC
RPW + R1
 
(3.3) 
where RT
′ = RT + RGGNMOS + 50Ω. It is important to note that the model of Figure 3.13 and the 
Equations (3.2) and (3.3) are valid only prior to triggering; in fact, the trigger GGNMOS will 
usually turn off once the SCR is triggered on. 
 
Figure 3.13. Resistive network through which trigger current flows in a stripe-triggered GGSCR. Only one of the 
two trigger stripes will be present. Dashed line: side stripe. Dotted line: center stripe. 
 
Equations (3.2) and (3.3) show implicitly that IBN is a function of SPW, since RPW is linearly 
proportional to SPW. Equations (3.2) and (3.3) predict that IBN is an increasing function of RPW, 
and that the side-stripe layout has the greater sensitivity to this parameter. The equations also 
indicate that the center-stripe layout will yield a larger value of IBN than the side-stripe layout 
(for fixed VTLP), with the difference disappearing in the limit of very large RPW. All conclusions 
drawn from the equations are consistent with the measurement results shown in Figure 3.9. 
The value of the resistor RNW in Figure 3.12 is linearly proportional to SNW. However, a change 
in SNW will not affect the overshoot, since VDUT is determined by the voltage drop along the 
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parallel current path through the GGNMOS. This conclusion is consistent with the measurement 
results presented in Figure 3.10.  
3.6. Comparison of P-Well and N-Well Triggered GGSCR 
Although the original GGSCR was a p-well triggered device, it is also possible to trigger the 
GGSCR by current injection into the n-well. The circuit diagram of such an n-well triggered 
GGSCR was shown in Figure 3.1(b). This work only investigates n-well stripe-triggered GGSCR 
devices since the point-trigger layout has been shown to be inferior. The trigger stripe is an n+ 
diffusion in the n-well, either placed between the anode and cathode (center-stripe), or between 
the anode and n-well tap (side-stripe), as shown in Figure 3.14. The measurement data in Figure 
3.15 shows that n-well triggered devices suffer more overshoot than p-well triggered devices. 
TCAD simulation results, shown in Figure 3.16, show the same trend, suggesting that the larger 
overshoot of the n-well triggered GGSCR is a general result, rather than one specific to the 
particular CMOS technology utilized in this work. A possible physical explanation for the large 
overshoot associated with the n-well triggered GGSCR is given in Figure 3.14. 
 
Figure 3.14. N-well stripe-triggered GGSCR layout, showing two stripe placement options. 
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Figure 3.15. Voltage overshoot of p-well stripe-triggered and n-well stripe-triggered GGSCRs. trise = 300 ps. All 
spacings are the same as in Figure 3.7. 
 
 
Figure 3.16. 3D TCAD simulation result of voltage overshoot in p-well and n-well triggered GGSCR devices; SCR 
width is 40 µm. The SCR p-well and n-well doping concentrations are equal. 
 
As discussed in the Section 3.5, the peak voltage for the p-well triggered GGSCR is modulated 
by the resistance labeled RB in Figure 3.12. In the n-well triggered GGSCR, the base resistance 
of the PNP plays an analogous role; this is the n-well resistance in series with the PN junction at 
the anode. As noted previously, the base resistance varies with the junction current due to 
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conductivity modulation. However, the rate at which minority carriers (electrons) are injected 
into the p-well of the p-well triggered GGSCR is larger than the rate at which minority carriers 
(holes) are injected into the n-well of the n-well triggered GGSCR, because electrons have 
higher diffusivity than holes. As a result, the NPN RB in the p-well triggered GGSCR will 
undergo conductivity modulation at a faster rate than the corresponding PNP RB in the n-well 
triggered GGSCR. In the TCAD simulation results shown in Figure 3.16, the n-well resistance 
has a smaller equilibrium value than the p-well resistance, yet the p-well triggered device has 
smaller overshoot, highlighting the critical importance of conductivity modulation. Therefore, it 
is concluded that the p-well triggered GGSCRs intrinsically have smaller overshoot than the n-
well triggered GGSCRs. 
3.7. Trigger GGNMOS Design Considerations 
Some of the p-well triggered GGSCRs used in this work were observed to fail at very low stress 
currents, but were robust at higher current levels. These devices are said to have a “failure 
window”, the concept of which is illustrated in Figure 3.17. It is concluded that premature failure 
occurs in a p-well triggered GGSCR when the trigger GGNMOS gets damaged before the SCR 
turns on. The measurement results of Figure 3.18 show that the trigger GGNMOS is on and 
conducting current for a time duration that decreases as the current increases, which explains 
why the device only fails at low current levels. At low current levels, the SCR is slower to clamp 
the anode voltage below that needed to maintain the GGNMOS in the on-state, because the SCR 
cannot fully turn-on until a large number of carriers have been injected into its p-well and n-well. 
35 
 
 
Figure 3.17. Illustration of failure window observed while measuring some p-well triggered GGSCR. The I-V curve 
in the region above the failure window is obtained by starting the TLP measurement sequence at a high precharge 
voltage and stepping down. 
 
 
Figure 3.18. P-well triggered GGSCR: plot of the time duration during which the GGNMOS operates in snapback. 
ton vs. I is extracted from the measured GGSCR voltage waveforms by assuming that the GGNMOS turns on at 
VDUT > Vt1,GGNMOS and off at VDUT < Vhold,GGNMOS. trise = 300 ps. All spacings same as in Figure 3.7. 
 
None of the n-well triggered GGSCRs suffers from premature failure. Furthermore, 
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failure current is more than adequate to survive low current stress: It2 = 6.75 mA/µm for tpw = 
25ns. The relatively poor robustness of the GGNMOS integrated into the p-well triggered 
GGSCR is attributed to its source connection. As illustrated in Figure 3.1(b), the GGNMOS of 
the n-well triggered GGSCR has its gate, source, and body all connected to ground, same as in 
the stand-alone test structures. In contrast, from Figure 3.1(a) it can be seen that the source node 
of the GGNMOS in a p-well triggered GGSCR is not grounded. TCAD simulation shows that a 
GGNMOS with an elevated source potential tends to have non-uniform conduction, which can 
cause premature failure. The 2D TCAD was used to examine the distribution of current among 
the fingers of an eight-finger GGNMOS. The results, shown in Figure 3.19, indicate that when a 
diode is connected between the source terminal and ground, the current is more crowded into the 
two center fingers relative to the source grounded case. However, in all cases, a uniform 
distribution of current between the fingers is obtained at sufficiently high current levels. 
Furthermore, 3D TCAD simulation results, shown in Figure 3.20, suggest that when the source 
potential is elevated, non-uniform conduction across the width of a single finger is exacerbated. 
The effect of elevated source potential on GGNMOS can be experimentally verified easily, by 
comparing measurement results of two GGNMOS structures with source grounded or elevated 
respectively. However, due to a lack of test structures, such experiment is not carried out. 
A design strategy for obtaining a suitably reliable GGNMOS for the p-well triggered GGSCR is 
formulated with the aid of TCAD simulation. The simulation results shown in Figure 3.21 
suggest that increasing the length of the drain-side silicide blocked region helps to alleviate non-
uniform conduction between fingers in a GGNMOS with elevated source potential. The 
conjecture that higher Rdrain will prevent early failure is supported by measurement data. In a 
previous work [29], p-well triggered GGSCR devices that utilized a trigger GGNMOS whose on-
37 
 
resistance was approximately two times larger than the ones used in this work were measured, 
and early failures were not observed. 
 
Figure 3.19. 2D TCAD simulation of an eight-finger GGNMOS, Wtotal = 160 µm. The vertical axis shows the ratio 
of current flowing through the two center fingers to the total current, evaluated at 10 ns after the rising edge. 
 
 
Figure 3.20. 3D TCAD simulation of a single-finger GGNMOS. The vertical axis shows the time it takes for 80% of 
the device width to turn on. 
 
 
0
0.25
0.5
0.75
1
0 200 400 600 800
I C
E
N
T
E
R
(2
f)
/I
T
O
T
A
L
(8
f)
 
ITOTAL (mA) 
Source grounded
Source elevated
0
0.5
1
1.5
2
2.5
3
0 5 10 15
t 8
0
%
 (
n
s
) 
IDUT (mA/µm) 
source grounded
source elevated
38 
 
 
Figure 3.21. Same quantities plotted as in Figure 3.19 for source elevated GGNMOS, with varying drain-side 
silicide-blocking length (Ldblk). 
 
3.8. Conclusions 
The traditional point-triggered GGSCR layout is demonstrated to produce higher voltage 
overshoot than a stripe-triggered layout. The center-stripe-triggered GGSCR is found to have 
lower overshoot than the side-stripe-triggered GGSCR, provided that the anode to cathode 
spacing is kept constant. The overshoot voltage for stripe-triggered GGSCR devices is a 
decreasing function of the p-well tap spacing, and is independent of the n-well tap spacing. The 
trigger GGNMOS is susceptible to failing under low current stress conditions due to its elevated 
source potential; this problem can be alleviated by providing increased ballasting, e.g., by 
increasing the silicide block length on the drain-side. An n-well triggered version of the GGSCR 
may be constructed; however, this structure suffers from higher voltage overshoot than the usual 
p-well triggered structure. This last effect is attributed to a more rapid onset of conductivity 
modulation in the p-well than in the n-well.  
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CHAPTER 4. CONCLUSIONS 
An uncalibrated ESD TCAD methodology is developed and evaluated in this work. In order to 
generate qualitatively accurate simulation results for ESD devices in very advanced processes 
(e.g. 32 nm and below), not only must there be a correct setup of the device structure and 
boundary conditions, the default physical model parameters embedded in TCAD software have 
to be modified. The physical models should be selected based on measurement results in the 
published literature. With a correct setup, TCAD is shown to generate qualitatively accurate 
simulation results for 32 nm ESD protection GGNMOS and SCR devices. For 32 nm GGNMOS, 
TCAD simulated failure current variation with respective to layout parameters matches 
qualitatively with published data; for the GGSCR device, TCAD predicted overshoot voltage 
variation due to layout change is validated by measurement. 
The 2D simulation gives generally correct predictions for planar ESD devices. Compared with 
3D simulation, 2D simulation generates more conservative predictions for the GGNMOS failure 
current and nearly identical results for the overshoot voltage of a SCR device. Due to the high 
computational resource required to perform 3D simulation, it is more justifiable to use 2D 
simulations as the major tool in ESD simulations. Additionally work on the methodology may be 
required to simulate an intrinsically 3D structure, e.g. FinFET devices. 
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